

L16 - part 2
8/8/2021

ENEE2360 Analog Electronics

T9: Field Effect Transistor- FET

Instructor : Nasser Ismail

2

FET Vs conventional Transistors (BJT)

Advantages


- 1- High input impedance ; ~100 M !
- 2- Fewer steps in manufacturing process.
- 3- More devices can be packaged into smaller area for integrated circuit IC




Disadvantages

- 1- Low values of voltage gain.
- 2- Poor high frequency performance.
- 3- Sensitivity to Electro-static Discharge (ESD) and special handling is required.








Junction Field Effect Transistor JFET


JFET construction:

- ✓ Reverse biasing the gate to source junctions causes the formation of the depletion region
- ✓ The drain has the proper polarity with respect to the source to establish the drain current I_{DS}
- ✓ The value of I_{DS} depends on the width of the channel.
- * ✓ The width of the channel is controlled by reverse biasing the pn-junctions between gate and source.
- ✓ If the channel width increases I_{DS} increases.

n-channel JFET




I_{DS} → data sheet





$0 \leq V_{GS} \leq V_p$
 ↓
 maximum channel width
 ↓
 min. channel width closed
 $I_D = 0$

Operation of a JFET




animation

http://www.learnabout-electronics.org/fet_03.php




must provide reverse bias of Gate to source junction

N-Channel JFET Operation → characteristic



- When V_{DD} is applied, electrons are drawn to the drain terminal establishing drain current I_D
- Drain and source currents are equivalent ($I_D = I_S$)
- I_D is limited by the resistance of the n-channel between the drain and source
- $I_G = 0$ (due to the fact that the pn junction is reverse biased)
- As V_{DS} is increased , I_D will also increase according to ohms law





ENEE236


7

N-Channel JFET Operation


- As V_{DS} is increased towards a value V_P (pinch off voltage), the depletion region is widened and channel width is reduced increasing resistance to I_D and the two depletion regions will appear as touching each other
- These two effects result in I_D being kept almost constant




N-Channel JFET Operation



(a) Bias is zero and depletion layer is thin; low-resistance channel exists between the drain and the source



(b) Moderate gate-to-channel reverse bias results in narrower channel





(c) Bias greater than pinch-off voltage; no conductive path from drain to source

The nonconductive depletion region becomes thicker with increased reverse bias.
(Note: The two gate regions of each FET are connected to each other.)

JFET Circuit Symbol:

P-Channel

n-Channel





$0 \leq V_{GS} \leq V_p$
↑
positive value



$V_p \leq V_{GS} \leq 0$
↑
negative



JFET output characteristic:




Pinch of voltage V_P :

For $V_{GS} = 0$, the value of V_{DS} at which I_{DS} becomes essentially constant
Is the absolute of the pinch of voltage $V_{DS} = |V_P|$

Some literature refer to V_P as $V_{GS(off)}$

$$V_P = \begin{cases} \text{negative value for } n_channel \\ \text{positive value for } p_channel \end{cases}$$



JFET Transfer characteristic curve:

$$I_D = I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$


data sheet

In pinch off region:

$$V_P < V_{GS} \leq 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$

for both
 n & p
 channel



P-channel JFET


$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P}\right)^2$$

In pinch off region:

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$

موجب



Summary: Pinch off voltage: \equiv active region in BJT

✓ The voltage that causes the depletion region to touch and close the channel is called pinch off voltage

✓ For the **n-channel** JFET to be in the pinch off region:

سالب \rightarrow $V_P < V_{GS} \leq 0$

$|V_{DS}| > |V_P| - |V_{GS}|$

✓ For the **p-channel** JFET to be in the pinch off region:

$|V_{DS}| > |V_P| - |V_{GS}|$

✘✘

موجب \rightarrow $V_P > V_{GS} \geq 0$

/


End of L16

L17
10-8-2021

Common JFET Biasing Circuits

- Fixed-Bias
- Self-Bias
- Voltage-Divider Bias

DC
} pinch-off mode
↓
active mode




Basic Current Relationships

For all FETs:

$$I_G \cong 0 \text{ A} \quad I_D = I_S = I_{DS}$$

For JFETS

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$



1) Fixed-Bias Configuration


KVL 2

$$V_{DS} = V_{DD} - I_D R_D$$

$$V_S = 0 \text{ V}$$

$$\therefore V_D = V_{DS}$$

$$\therefore V_{GS} = -V_{GG} \quad \text{KVL 1}$$



Find V_{GS} & I_D ?

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


$I_G = 0 \rightarrow$ KVL1

$$1.5 + V_{GS} = 0 \Rightarrow V_{GS} = -1.5 \text{ V}$$

$$I_D = 10 \text{ mA} \left(1 - \frac{-1.5}{-4} \right)^2 = 3.9 \text{ mA}$$

KVL2

$$16 = I_D R_D + V_{DS} \rightarrow V_{DS} = 16 - 3.9 \text{ mA} \times 2 \text{ k} = 8.2 \text{ V}$$




Example

$$V_{GS} = V_G - V_S = -1.5 - 0 = -1.5 \text{ V}$$

Assuming JFET is in pinch off region

$$1) I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 = 10 \text{ mA} \left(1 - \frac{-1.5}{-4} \right)^2 = 3.9 \text{ mA}$$

$$2) V_{DS} = V_{DD} - I_D R_D = 16 - ((2 \text{ k})(3.9 \text{ mA})) = 8.2 \text{ V}$$




3) check for $|V_{DS}| > |V_P| - |V_{GS}|$?

to make sure JFET is in pinch-off region


$$|8.2| > |-4| - |-1.5|$$

assumption is true



Graphical method:

- $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$ ✗
- $V_{GS} = -1.5$ v Fixed



$$V_S = I_D R_S$$

$$V_D = V_{DD} - I_D R_D$$


OR

$$V_{DS} = V_D - V_S$$

$$V_D = V_{DS} + V_S$$

never

~~$$V_D = I_D R_D \neq V_S$$~~



Self-Bias Configuration

KVL 1

$$V_{GS} = V_G - V_S = 0 - V_S = -V_S$$

$$V_S = I_D R_S$$

$f(I_D) \leftarrow V_{GS} = -I_D R_S$ (1)


KVL 2

$$V_D = V_{DD} - I_D R_D$$


$$V_{DS} = V_D - V_S$$

$$= V_{DD} - I_D R_D - I_D R_S$$

$$= V_{DD} - I_D (R_S + R_D)$$



R_G is important to isolate the ~~dc~~ ac signal from ground in amplifier circuits



Find V_{GS} , I_D , V_{DS} ?

Solution

$$V_{GS} = V_G - V_S = 0 - I_D R_S = -I_D R_S$$


$$V_G = 0 \quad (I_G = 0)$$

$$V_S = I_D R_S$$

assume pinch-off region

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$I_D = 10 \text{ mA} \left(1 - \frac{-I_D R_S}{-4} \right)^2 \quad \leftarrow \text{quadratic equation}$$



Example

$$V_{GS} = V_G - V_S = 0 - V_S = -V_S$$

$$V_S = I_D R_S = 600 I_D$$

$$V_{GS} = -600 I_D$$


$$1) \quad I_D = 10 \text{ mA} \left(1 - \frac{-600 I_D}{-4} \right)^2 \quad \leftarrow x = I_D$$

$$ax^2 + bx + c = 0$$

$$x_{1,2} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$V_P = -4 \text{ V}$$

$$I_{DSS} = 10 \text{ mA}$$



22


$\times I_{D1} = 14.7 \text{ mA} \times > I_{DSS}$

$I_{D2} = 3 \text{ mA}$

$$V_{GS} = -I_D \times R_S$$

$$= -3 \text{ mA} \times 0.6 \text{ k}\Omega$$

$$V_{GS} = -1.8 \text{ V}$$



Example-continued

solving for I_D :

$I_{D1} = 14.77 \text{ mA} > I_{DSS}$ and this solution is not possible

$I_{D2} = 3 \text{ mA} \leftarrow$ this is the correct solution

$$2) \therefore V_{GS} = -600I_D = -600 \times 3\text{mA} = -1.8\text{V}$$

$$V_D = V_{DD} - I_D R_D$$


$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$= 15 - 3\text{mA} (1\text{k} + 0.6\text{k}) = 10.2 \text{ V}$$

3) check for $|V_{DS}| > |V_P| - |V_{GS}|$?

$$|10.2| > |-4| - |-1.8|$$

→ assumption is true




Graphical method

• $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$ \swarrow curve

$V_{GS} = -(0.6K) I_{DS}$

when $V_{GS} = 0 \rightarrow I_{DS} = 0 \text{ mA}$

when $V_{GS} = -3 \text{ v} \rightarrow I_{DS} = 5 \text{ mA}$



L18
11-8-2021

sec 1


Voltage-Divider Bias

→ DC


$$I_G = 0 \text{ A}$$

I_D responds to changes in V_{GS} .

v_i ac source
↓ kill
 $r_i = 0$



dc caps → open



Voltage-Divider Bias Calculations

$I_G = 0 \text{ A}$

V_G is equal to the voltage across divider resistor R_2 :


$V_G = \frac{R_2 V_{DD}}{R_1 + R_2} = V_{th}$

$V_S = I_D R_S$

Using Kirchoff's Law:

$V_{GS} = V_G - I_D R_S$

$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2} - I_D R_S$



The Q-point is established by plotting a line that intersects the transfer curve.

(1) ... $V_{GS} = V_G - V_S = V_G - I_D R_S = \frac{R_2}{R_1 + R_2} V_{DD} - I_D R_S$ (with 'const' written above the fraction)

(2) ... $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$

sub (1) in (2)

$$I_D = I_{DSS} \left(1 - \frac{V_G - I_D R_S}{V_P} \right)^2$$

$I_{D1} \rightarrow ?$
 $I_{D2} \rightarrow ?$

V_{GS}

معادله
 گریبیه

only one correct solution

Example

V_S must be more positive than V_G
 to keep the gate - source junction reverse biased

- 1) V_P & I_{DSS} are not given
- 2) $V_D = 7V$ given

$$V_S = I_D R_S$$


$$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_G - I_D R_S$$

$$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2} - I_D R_S$$

$$V_D = V_{DD} - I_D R_D = 7V$$

$$I_D = \frac{V_{DD} - V_D}{R_D} = \frac{12 - 7}{3300} = 1.52 \text{ mA}$$



$$V_D = V_{DD} - I_D R_D$$

28

~~$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$~~

→ if V_{DS} was known instead of V_D ?

$$V_{DS} = \underbrace{V_{DD} - I_D R_D}_{?} - \underbrace{I_D R_S}_{?} \rightarrow I_D = \frac{V_{DD} - V_{DS}}{R_D + R_S}$$

→ if V_S was known

$$V_S = I_D R_S \rightarrow I_D = \frac{V_S}{R_S}$$

1

Example

$$V_s = I_D R_s = (1.52 \text{ mA}) (2.2 \text{ k}\Omega) = 3.34 \text{ V}$$

?


$$V_p \neq V_{GS} \leq 0 \Rightarrow$$

$$V_G = \frac{1 \text{ M}}{1 \text{ M} + 6 \text{ M}} 15 = 1.54 \text{ V}$$

$$V_{GS} = 1.54 - 3.34 = -1.8 \text{ V} < 0 \Rightarrow \text{OK}$$

also

$$I_D = \frac{V_s}{R_s} = \frac{3.34}{2200} = 1.52 \text{ mA}$$



Example- V_D unknown


For the same example, if V_D was not given, then we use the square law rule $I_D = f(V_{GS})$ to find I_D and V_{GS} by substituting the expression

for $V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2} - I_D R_S$ in it and solving for I_D

$$V_{GS} = 1.54 - I_D R_S$$


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= I_{DSS} \left(1 - \frac{1.54 - I_D R_S}{V_P} \right)^2$$



HW
assume
 $V_P = -4$
 $I_{DSS} = 10 \text{ mA}$
solve

30



Do not submit

V_{GS}


Voltage-Divider Q-Point

Plot the line that is defined by these two points:

$$V_{GS} = V_G, I_D = 0 \text{ A}$$

$$V_{GS} = 0 \text{ V}, I_D = V_G / R_S$$

Plot the transfer curve by plotting I_{DSS} , V_P and the calculated values of I_D



The Q-point is located where the line intersects the transfer curve

Example p-channel


$$V_{GS} = \frac{R_2 \times (-20)}{R_1 + R_2} + I_D R_S$$

$$V_{GS} = -4 + I_D R_S$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= I_{DSS} \left(1 - \frac{-4 + I_D R_S}{V_P} \right)^2$$

$V_P = 5V$ ← positive → P-channel JFET
 $I_{DSS} = 18mA$



$$V_S = -I_D R_S$$

$$V_G = \frac{R_2 \times (-20)}{R_1 + R_2}$$

معادله درجه دوم

$$I_D = \underline{18 \text{ mA}} \left(1 - \frac{-4 + 1650 I_D}{\textcircled{5}} \right)^2$$

- Solving the quadratic equation and finding its roots yields:

$$I_{D1} = 4.7 \text{ mA}$$

$$I_{D2} = 7.4 \text{ mA}$$

both values of $I_D < I_{DSS}$ and are possible solutions

⇒ so we verify value of V_{GS} :

$$V_{GS1} = -4 + (\underline{4.7 \text{ mA}})(1.65 \text{ k}\Omega) = \underline{3.75 \text{ V}} < V_p \angle \text{correct solution}$$

$$V_{GS2} = -4 + (\underline{7.4 \text{ mA}})(1.65 \text{ k}\Omega) = \underline{8.21 \text{ V}} > V_p \times \text{wrong solution}$$

p-channel
 \downarrow
 $0 \leq V_{GS} \leq V_p$


Graphical method


- $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$

- $V_{GS} = -4 + (1.65k) I_{DS}$

when $V_{GS} = -4\text{V} \rightarrow I_{DS} = 0\text{mA}$

when $V_{GS} = 0\text{V} \rightarrow I_{DS} = 4.7\text{mA}$





Midpoint Bias \rightarrow FET

For maximum Symmetrical Swing

- Place Q-point in the middle point of the transfer characteristic to allow for maximum swing between I_{DSS} and zero

1) $I_D = 0.5I_{DSS}$

$$0.5I_{DSS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$0.5 = \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

\rightarrow 2) $V_D = 0.5V_{DD}$




$$\sqrt{\frac{1}{2}} = 1 - \frac{V_{GS}}{V_P}$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{\frac{1}{2}}$$


$$V_{GS} = V_P (1 - 0.707)$$

$$= V_P (0.2928)$$

$$\therefore V_{GS} \cong \frac{V_P}{3.41}$$



Example



$$V_P = V_{GS(off)} = -3 \text{ V}$$

$$I_{DSS} = \underline{12 \text{ mA}}$$

Choose R_D and R_S for mid point bias

$$I_D = 0.5 I_{DSS} = \underline{6 \text{ mA}}$$

$$V_D = 0.5 V_{DD} = \underline{6 \text{ V}}$$

$$V_{GS} = \frac{V_{GS(off)}}{3.4} = \frac{-3}{3.4} = \underline{-0.882 \text{ V}}$$

$$R_S = \frac{V_S}{I_D} = \frac{0.882}{6 \text{ mA}} = \underline{147 \Omega}$$

$$V_{DD} - I_D R_D - V_D = 0$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \underline{1 \text{ k}\Omega}$$


$V_G = 0$
 $\rightarrow V_S = V_G - V_{GS}$
 $= 0 - (-0.882)$
 $= 0.882$
 $= I_D R_S$

ENEE236

37

$R_G \rightarrow$ cannot be found from dc analysis
must be high


D MOSFET → n-channel



V_P, I_{DSS}


for $V_{GS} = 0$
if $V_{DD} \uparrow > 0$
for $V_{GS} = -1$
 I_D becomes less
...
for $V_{GS} = V_P$
 $I_D \approx 0A$
for $V_{GS} = +1V$

n-channel JFET




Metal Oxide Semiconductor Field Effect Transistor MOSFET

- 1) Depletion type MOSFET: DMOSFET
- 2) Enhancement type MOSFET: EMOSFET
- The MOSFET differs from the JFET in that it has no pn junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide (SiO_2) layer.
- Due to this the input resistance of MOSFET is greater than JFET.



Depletion type MOSFET:

- Construction of n-channel DMOSFET:



Operation , characteristic and parameters of DMOSFET

◆ n-channel DMOSFET

- On the application of V_{DS} and keeping $V_{GS}=0$ electrons from the n-channel are attracted towards positive potential of the drain terminal .
- This establishes current through the channel to be denoted as I_{DSS} at $V_{GS}=0$.
- If we apply negative gate voltage ($V_{GS} < 0$) the negative charge on the gate repel electrons from the channel . The number of repelled electrons depends on the magnitude of the negative voltage V_{GS} .
- The greater the negative voltage applied at the gate , the level of drain current will be reduced until it reaches zero ; $V_{GS} = V_P$.




Figure 5.24 n-Channel depletion-type MOSFET with $V_{GS} = 0\text{ V}$ and an applied drain voltage V_{DS} .




Figure 5.26 Reduction in free carriers in channel due to a negative potential at the gate terminal.








Figure 5.25 Drain and transfer characteristics for an n-channel depletion-type MOSFET.


- For positive value of V_{GS} , the positive gate will draw additional electrons from the p-type substrate and the drain current increases .




Drain characteristics for an n-channel DMOSFET




Transfer characteristics for an n-channel DMOSFET



Drain characteristics for an p-channel DMOSFET



Transfer characteristics for an p-channel DMOSFET



In the pinch off region

$$i_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

◆ For the n- channel

$$V_{GS} > V_P \text{ (negative)}$$

$$V_{DS} > V_{GS} - V_P$$

◆ For the p- channel

$$V_{GS} < V_P \text{ (positive)}$$

$$V_{DS} < V_{GS} - V_P$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

→ Depletion mode

$$V_P \leq V_{GS} \leq 0, 0 < I_D \leq I_{DSS}$$

→ Enhancement mode

$$V_{GS} > 0$$

$$I_D > I_{DSS}$$

*

Example

Suppose that the DMOSFET is in the pinch off region

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \dots\dots\dots 1$$

$$V_{GS} = V_G - V_S = V_G$$


$$V_G = \frac{11M}{11M+100M}(12) = 1.19 \text{ v} \dots\dots\dots 2$$

sub 2 into 1, we obtain

→ $I_{DS} = 6.13 \text{ mA} > I_{DSS}$!! **THIS IS POSSIBLE AND DMOSFET WILL OPERATE IN ENHANCEMENT MODE**

$$\begin{aligned} \rightarrow V_{DS} &= V_{DD} - 0.5K I_{DS} = 8.93 \text{ v} \\ V_{DS} &> V_{GS} - V_P = 6.19 \text{ v} \end{aligned}$$

✓ pinch off region



E MOSFET (n-channel)


→ no physical channel

→ we will have an induced channel due to V_{GS}

$$V_{GS} > V_{GS(th)} = V_T$$


→ gate-to-source threshold voltage

→ This is the minimum required voltage to have an induced channel (carriers near the gate)



Enhancement Type MOSFET



- Construction of n-channel EMOSFET:



Operation , characteristic and parameters of EMOSFET


- On the application of V_{DS} and keeping $V_{GS}=0$ practically zero current flows .
- If we increase V_{GS} in the positive direction the concentration of electrons near the SiO_2 surface increases ,
- At particular value of V_{GS} there is a measurable current flow between drain and source ; I_{DS} .
- This value of V_{GS} is called threshold voltage denoted by V_T or $V_{GS(TH)}$ → not + 25.67 mV → in volts
- A positive V_{GS} above V_T induce a channel and hence the drain current (I_{DS}) by creating a thin layer of negative charges (electrons) in the substrate adjacent to the SiO_2 large .

The conductivity of the channel is enhanced by increasing V_{GS} and thus pulling more electrons into the channel .




n-channel
DMOSFET

Drain characteristics for an n-channel EMOSFET



Transfer characteristics for an n-channel EMOSFET





End of L18
sec 11

L19
12-8-2021



n-channel E MOSFET

$V_{GS} > V_T$ (or $V_{GS(th)}$)
↑
Threshold voltage
(data sheet)




Drain characteristics for an p-channel E MOSFET

n-channel




Transfer characteristics for an **p**-channel EMOSFET

n-channel




P-channel



$I_D = f(V_{GS}) ?$

$$I_D = K_n (V_{GS} - V_T)^2 \Rightarrow \bar{I}_D = \bar{I}_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

↑
EMOSFET
↑
JFET
DMOSFET



In the pinch off region- EMOSFET

$$i_{DS}(t) = K_n (V_{GS}(t) - V_T)^2$$

$$|V_{DS}| > |V_{GS} - V_T|$$

*both
n-channel
p-channel*

$$\begin{array}{ll} V_{GS} > V_T & ; \text{ n-channel} \\ V_{GS} < V_T & ; \text{ p-channel} \end{array}$$




$$I_{DS} = I_D = I_S$$

Example → Find V_{GS} , I_D , V_{DS} ?

$$I_D = I_{DS} = K_n (V_{GS} - V_T)^2 \dots\dots\dots 1$$

$$V_{GS} = V_G - V_S$$

$$V_G = \frac{22M}{22M + 47M} (18) = 5.74V$$



$$K_n = 0.25 \times 10^{-3} \text{ A/V}^2$$

$$V_T = 2 \text{ V}$$

EMOSFET

$$I_D = \frac{5.74 - V_{GS}}{500}$$

$$I_D = K_n (V_{GS} - V_T)^2 \rightarrow$$

معادله
که برعکس
 V_{GS}

$$V_S = (0.5K) I_{DS}$$

$$V_{GS} = 5.74 - (0.5K) I_{DS} \dots \dots \dots 2$$

$V_G - V_S$

solving for V_{GS} : \rightarrow


$$V_{GS} = 4.78v \quad \checkmark$$

$$= -8.78v \quad \times < V_T$$

$$I_{DS} = 1.92m A = I_D$$

$$V_{DS} = 12.82 > |V_{GS} - V_T|$$

$|4.78 - 2| = 2.78$



$$K_n = 0.25 \times 10^{-3} A/V^2$$


$$V_T = 2V$$

$V_{GS} > V_T$

$$V_{DS} = 18 - I_D (2.2k + 0.5k)$$

$$= 18 - 1.92m (2.7k)$$

$$= 12.82$$



Complementary MOS (cmos) inverter


$V_{GS1} = V_{G1} - V_{S1} = 10 - 0 = 10 \text{ v} > V_{T1}$ ✓ ON


1) Let $V_S(t) = 10 \text{ v}$ $[0, t_1]$

$V_{GS2} = V_{G2} - V_{S2} = 10 - 10 = 0 \text{ v} < V_{T2}$ ✗ OFF

Q_1 is on, replaced with short circuit

Q_2 is off, replaced with open circuit





$[t_1 - t_2]$




2) Let $V_S(t) = 0$ v

$V_{GS1} = V_{G1} - V_{S1} = 0 = 0 \text{ v} < V_{T1} \rightarrow \text{OFF}$


Q_1 is off, replaced with open circuit

$V_{GS2} = V_{G2} - V_{S2} = 0 - 10 = -10 \text{ v} < V_{T2} \rightarrow \text{ON}$

Q_2 is off, replaced with short circuit



Inverter = NOT GATE



CMOS - inverter

